

FORM PTO-1449
(REV. 7-80)U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO.

ASA-1062

SERIAL NO.

LIST OF DOCUMENTS CITED BY APPLICANT
(Use several sheets if necessary)

APPLICANT

T. SASAKI et al

FILING DATE

February 13, 2002

GROUP

U.S. PATENT DOCUMENTS

* EXAMINER INITIAL	DOCUMENT	DATE	NAME	CLASS	SUBCLASS	FILING DATE (If Appropriate)
	AA					
	AB					
	AC					
	AD					
	AE					
	AF					
	AG					
	AH					
	AI					
	AJ					
	AK					

10929 U.S. PTO
10/07/312
02/13/02

FOREIGN PATENT DOCUMENTS

	DOCUMENT	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION YES NO
	AL					<input type="checkbox"/> <input type="checkbox"/>
	AM					<input type="checkbox"/> <input type="checkbox"/>
	AN					<input type="checkbox"/> <input type="checkbox"/>
	AO					<input type="checkbox"/> <input type="checkbox"/>
	AP					<input type="checkbox"/> <input type="checkbox"/>

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, etc.)

M-10	AR	A. Takahashi et al, "Performance and Reliability Driven Clock Scheduling of Sequential Logic Circuits", Proceedings of the ASP-DAC '97, 1997, pp. 37-42.
M-10	AS	K. Inoue et al, "Schedule-Clock-Tree Routing for Semi-Synchronous Circuits", Technical Report of IEICE, CAD21, 1998, pp. 54-61.
	AT	
EXAMINER		DATE CONSIDERED
		3/19/04

* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.